Introduction
A high frequency dual-loop frequency synthesizer is very complex to construct but it is a crucial functional block in telecommunication systems. It has the least trade-offs among all synthesizer structures. In a dual-loop frequency synthesis structure, one synthesizer loop operates in high frequency and consumes more power than other loops.
In wireless transmission systems, synthesizers are the heart of the system in which data transmission performances such as channel speed switching, signal purity and integrity are determined. Indirect synthesis such as dualloop structure can offer these performance requirements unlike direct-digital synthesis (DDS) where the modulated signal is directly synthesized at the output frequency with adequate performance quality ( [1] [2] [3] ). The high resolution property allows not only a fine channel frequency selection, but accurate constant-amplitude continuous-phase modulation at the output frequency ( [4] ). Figure 1 illustrates a general synthesizer block diagram.
The relationship between input reference frequency and output frequency is shown by equation (1):
The relationship between the output phase noise and reference frequency phase noise is as below:
For achieving an acceptable phase noise with good resolution, a dual-loop synthesizer structure is introduced, in which one loop generates low frequency with low step size, and the other loop generates high frequency with large step size. By mixing the output frequency of these two loops, a high frequency with low step size can be achieved. A general dual-loop synthesizer block diagram is shown in Figure 2 .
The output frequency equation is given by equation (3):
For dual-loop synthesizers working in Ku band, one single loop in L band and one single loop in X-band are designed to achieve 18 GHz output. The modeled phase noise contributed from each functional synthesizer loop block is shown in Figure 3 . Table 1 shows an extensive performance comparison between various synthesizer structures based on their performance.
Phase Noise Modeling
Phase noise dictates the performance quality of the highspeed telecommunication transceivers. Phase noise in frequency-domain and jitter noise in time-domain are used to characterize digital micrometer wave link systems for high-speed radio application. In Figure 1 , the third order loop filter, trans-impedance can be expressed as:
Generally, every functional loop block in the synthesizer is a noise source (intrinsic). All the intrinsic noise sources in the synthesizer loop are uncorrelated. Hence the powerspectrum density (PSD) noise at the output is the superposition of all the noise contributions from each block multiplied by their noise transfer function ( [5] ). Reference noise N ref is the phase noise contribution of reference oscillator in .f / offset frequency, and it can be modeled as: (6) where N ref .f / is the phase noise at f offset frequency in the 20 dB/dec spectrum region, N ref-floor is the noise floor of the reference oscillator. The noise from the reference oscillator in the output will be
Phase detector noise N PDF-ref is generated in transistorlevel integrated-circuitry (IC) fabricated in factory, whose noise floor is proportional to 10 log.F ref =1 Hz/. The actual noise is flat with respect to the operating frequency, and by setting a proper loop bandwidth, the effective N PFD can be filtered out ( [6] ).
where G cl .f / is the close-loop gain of the synthesizer loop ( [8] ).
Loop filter noise N fil can be modeled from noise current and the admittance of the loop filter, Y fil .
where K is Boltzmann's constant, T is the absolute temperature, and Y fil is 1=Z i C 1=Z o , as shown in Figure 2 , the complex admittance of the loop filter. Finally the loop filter contribution in output can be expressed as ( [7, 8] )
Charge-pump noise N CP exhibits flicker noise (1=f / and thermal noise, which is proportional to the duty cycle˛C P . For a large˛C P , the flicker noise corner will be high and the generated thermal noise will be small compared to flicker noise ( [8] ).
VCO noise N VCO can be modeled as (12) where N VCO .f / is the VCO phase noise at f offset frequency, f c;VCO is the 1=f 3 noise corner of VCO and N VCO;floor is the noise floor of VCO. The VCO noise contribution in the output frequency can be expressed as ( [6] )
For uncorrelated noise sources, the respective noise spectra must be summed up to obtain total phase noise spectrum at the frequency synthesizer output.
The modeled phase noise contributed from each functional synthesizer loop block is shown in Figure 3 . Table 1 shows an extensive performance comparison between various synthesizer structures based on their performance. 
System Block Diagram
The block diagram of the 18 GHz synthesizer is shown in Figure 4 . The structure is dual loop and thus there are two phase lock loops to generate the IF and LO signals. Both signals are combined in a sub harmonic mixer, generating the desired output frequency.
In the IF PLL, a TCXO10 is used as the reference of 10 MHz half sinewave signal. The used crystal's high phase noise performance (Table 3 ) and high slope in the lower edge of the signal are the main advantages of this chip which improves the phase detector efficiency.
For the phase detection part, a chip is selected that includes a phase/frequency detector and two internal digital frequency dividers M and R. The M and R values are determined by a programmable microcontroller and applied to the phase detector.
An MMIC is used as the VCO. This MMIC operates at 5 v, 10 mA DC bias. The output signal frequency of the VCO is in the 970-2150 MHz range and has a good phase noise as indicated in Table 2 . The VCO's output signal is sampled and used as a feedback to PD.
In the fabricated synthesizer, the R and M values are programmed to be 5 and 518, respectively. The resulting output frequency signal f IF in the locked loop state is equal to
The IF signals is passed through an amplifier to have an acceptable power level at the mixer input. The schematic of Table 3 . Xtal phase noise versus offset frequency.
the IF PLL is indicated in Figure 5 . In the LO PLL, the reference frequency is generated by another TCXO, a product of RAKON Inc., to have a very low noise and high stability of 5 PPM. The phase noise versus offset is presented in Table 3 for this chip. The applied PD in the loop is the same chip as described in the previous section. An MMIC is selected for the VCO block. The MMIC has an operation frequency range of 7.8-8.7 GHz and is capable of changing the output frequency by a tune voltage of 1-11 v range. A 10 dB directional coupler is used to sample the output frequency, since the power level of the output is high enough (14 dBm). The sampled frequency is passed through a frequency divider, so f in D f LO =4. The selected chip for the frequency divider block has a very low noise. Its operation frequency range is from DC to 12.5 GHz and its supply voltage and current are 5 v, 100 mA, respectively. In the fabricated synthesizer, M and R are set to 4 and 83, to provide the LO output signal frequency f LO :
The schematic diagram of the LO PLL is shown in Figure 6 . Finally, the IF and LO signals are applied to a sub harmonic mixer in order to generate the required frequency. The sub harmonic mixer MMIC has a LO internal amplifier and its conversion loss is equal to 10 dB. The frequency ranges of IF and LO signals of this chip are DC 3 GHz and 7-10.5 GHz respectively.
Considering the sub harmonic mixer characteristic, the output signal frequency will be equal to Figure 7 illustrates the schematic of the sub harmonic mixer.
The phase noise of the fabricated synthesizer is measured and presented in the next section. 
Fabrication and Measurement Results
The synthesizer is fabricated and shown in Figure 8 
Phase noise at 1 KHz and 100 KHz offset are 60 and 100 dBc/Hz, respectively. Spur frequency contents are measured at 57 dBc. The predicted performance parameters such as gain, spur contents and phase noise are in comparable to the measured results. The comparison results indicate that the phase noise of the system is superior to its rivals.
Conclusion
The modeling representations of all intrinsic phase noise spectrum sources of frequency synthesizer loop are discussed. The block-circuit analysis of a dual-loop synthesizer is presented. A carefully calculated frequency resolutions and design parameters in each loop are analyzed. This method is proposed to dramatically reduce the phase noise effect in output oscillating frequency due to performance trade-offs in all the other synthesizer loop structures. In this paper, the methodology analysis of dual-loop frequency synthesizer and spur frequency contents and phase noise are analyzed. The performance comparison between the proposed method and previous works in this frequency is presented. The channel switching is fully programmable for 17.7-19.7 GHz frequency range. Test results indicate that the fabricated synthesizer has a phase noise of 81 dBc/Hz, much superior to the phase noise reported in the references.
